What is the difference between modport and clocking block

SystemVerilog
,
7

In reply to krishna4589:

interface.modport.clocking_block is how you access the signals in verif components…