What is 4KB address boundary in AXI protocol?

SystemVerilog
,
8

In reply to Mark Curry:

Thanks for the explanation and for confirming regarding S.P.'s equation.
It’s much appreciated!

Mark