Web Seminar Notification: Breaking the Speed Limits on SoC Verification with the Questa® Flow

Announcements
, , ,
1

Are you an ASIC/IC/FPGA Verification Engineer or Manager interested in SoC Verification Flows?

Web Seminar Title:

Breaking the Speed Limits on SoC Verification with the Questa® Flow

Overview:

In this web seminar, you will learn industry best practices in verification flows, and how to implement the optimal flow to speed your SoC design verification cycle.

What You Will Learn:

  • Block-, Subsystem-, and SoC-level verification flows in common use in the industry today
  • How best practice in design of the verification flow leads to improved productivity
  • How Mentor's Questa® Simulator is providing highest performance across the flow

Now available to view or download.