In reply to ben@SystemVerilog.us:
It is just a theory question asked in interview to draw the waveform for this assertion