Watchdog Timer

UVM
,
3

In reply to ben@SystemVerilog.us:

Thanks Ben. But, I would like to implement similar stuff in UVM to stop the simulation / test. How can I use this in the UVM world ?

Madhu