Wait and @event syntax difference issues

SystemVerilog
8

In reply to megamind:

I have one follow up question on this.

When I use,
@(posedge clk iff ((signal1 == 1) || (signal2 == 1)));
How should I know which signal have arrived, signal1 or signal2?

Thank you,
Mega