In reply to Phill_Ferg:
Just to confirm the error in the above code:
When a VHDL package is used for SV, all the identifiers are converted to lower case. This is done to prevent any upper/lower case conflicts. If you change reg_field_inT and reg_field_outT to reg_field_int and reg_field_outt, everything should compile successfully.
Thanks cgales!