VHDL Record to SV structure

SystemVerilog
5

Hi All,

In VHDL Record is there for combining two or more signals/ports and we can call the records in a single name of representation.

So in Verilog is there any equivalent keyword for the same.

Thanks in Advance PHP Training in Chennai | Web Designing Training in Chennai