VHDL module verification

In reply to truptis_135:

I guess you are trying to compile SV Code with the vcom command, because VHDL does not know the Keyword ‘interface’.
This is not legal. You have to compile SV Code with vlog -sv.
BTW this is a tool related question and the Forum is not for tool issues.