VHDL entity with the UVM environment

UVM
,
2

This will depend on your simulator. If you are using Questa, see the User Manual section SystemVerilog Instantiating VHDL and the section Sharing User Defined Types.