What is the difference between Verilog parameterized macros and SystemVerilog parameterized macros ?
In reply to Ravi007:
There is no such thing as a parameterized macro. Did you mean a macro with arguments? If so, SystemVerilog added default argument values.