Hi,
In my Project I’m going to use an internal clock of frequency multiply by 3 of main clock. So could anyone please help me about this, how to write the Verilog or System Verilog Code for this.
Also it will be better if you produce the circuit diagram.
Thanks in Advance…!!!