Verilog case statment

In reply to logie:

Hi Logie,

Its an RTL code, i cannot modify it without the designers permission

Thanks