Verilog and systemverilog event schedular

[m_v]

In reply to dave_59:

Can you give more information about this,I am not able to understand.