Verification plan methodology

In reply to ben@SystemVerilog.us:

Alright; right on. thanks Ben.