Varifying a complete system including PL and PS

In reply to chr_sue:

That’s great, thank you so much.

But can I ask again is it even possible to verify the whole design (PS and PL) considering that Processing System is an ARM processor with GPIOs and DMA as and interface between the PL and PS.