Variable and fucntion/task defined in one package but import in mutiple files, the variable and function/task is same object in the mutile different place?

SystemVerilog
,
2

In reply to Yesire-Lincoln:

Importing anything from a package does not create new copies of that. It is only providing visibility to the names in the package without having to provide the fully explicit pathname.