Variable accessible inside a class but becomes read-only outside the class?

SystemVerilog
, , ,
3

In reply to dave_59:

Hi Dave,

Do we have accessors/mutator method implementation in UVM.
If not, would Accellera committee has any plans to implement it?

Thanks,
Siva