Valid parentheses sequence

SystemVerilog
,
5

In reply to dave_59:

Dave,

Why are you using int’(item) and not just item? TIA.