UVM Register Layer backdoor access peek and poke and VHDL DUT

UVM
3

In reply to Phill_Ferg:

Thx Phill.

I am a questa user…you were referring to +acc for compile options?