Uvm reg read from uvm-monitor

[chr_sue]

In reply to zhehuixu_intel:

reg should be something like this: model.regA.
BTW there is no absolute path to the register model becaus ethe reg_model does not belong to the testbench hierarchy.