UVM_RAL Frontdoor write & write_reg

In reply to abhishek403:

This was not my question. I have seen your regmodel. What I mean is you have to make an assignment to the regmodel handle in your sequence. Where ist it?
It is somthing like this (what you have commented out:

//rg_seq_h.model=reg_block_h;