UVM RAL access type

In reply to UVM_SV_101:

Could you please explain wher these terms come from?
I guess you mean the access of the registers in the DUT (HW) and in the register morror of the testbench (SW).
In my understand this terminology is misleading.