In reply to chr_sue:
The issue persists even if we jump from any of the sub-phases to extract phase.
This is a sample code. In the real testbench, it can be used to skip multiple phases and save the run time of simulation. It can be useful for some sanity type of tests where we don’t want thorough RTL checks.