In reply to gani:
Hi Nagendra,
There is a very less probability of having any signal on the bus representing the FSM state.
One of the possible ways to verify the FSM transition is to write checkers/assertions for them.
Following the post for some better approach.
Regards,
Aswin.