In reply to yuvi66:
To be honest, what yo are presenting here is not a UVM testbench. It is a SV testbench using UVM constructs.
The key thing is a test is missing.
Your code is even not compiling in my environment.
How do you invoke your simulator and with which arguments?