UVM is implemented in SystemVerilog. The verification components will need to be written in SystemVerilog.
Making e code work with SystemVerilog classes is not an approach supported by the industry and you are likely to find it difficult to get it to work.
The UVM approach should seem very familiar to your colleagues, so you need to get them beyond their first reaction.