Using 'ref' with variables in interface

SystemVerilog
14

In reply to dave_59:

Hi Dave,

Thanks. In QVIP -AXI4, are these signals declared as wire not logic?

Is there any other better way to achieve this?

Thanks
Krupa