Using "not" in SystemVerilog Assertions

In reply to ben@SystemVerilog.us:

In my case, maximum number of my_seq is unknown.
But the example code was helpful.

Learning a lot from you.
Thanks.