Using "not" in SystemVerilog Assertions

[Jung_Ik_Moon]

In reply to ben@SystemVerilog.us:

Thanks Ben.
It works like a charm.