Verification Academy
Using file operation in verilog can we read the input from txt file or not, if yes then how?
SystemVerilog
uvm-verilog
,
mux
,
SystemVerilog
UvmSv
June 16, 2020, 12:01pm
3
In reply to
cgales
:
yup check updated one
show post in topic