Verification Academy
Using class type defined inside an interface, outside
UVM
UVM
,
SystemVerilog
,
OOP
chr_sue
February 25, 2020, 4:32pm
8
In reply to
Marc43
:
You are right. I do not understand what you want to do and what the benefit is.
show post in topic