Verification Academy
Use of verilog module signals inside interface
UVM
UVM
chr_sue
July 5, 2021, 8:33am
2
In reply to
Abhijeet Anand
:
Could you please show the relevant code?
show post in topic