Use of always block

SystemVerilog
3

In reply to dave_59:

thanks dave,
can you please explain a bit why forever can be used but not always??
i was trying to write the above code in an interface.

regards,
samir