Verification Academy
Use of always block
SystemVerilog
SystemVerilog
dave_59
December 30, 2014, 9:07am
2
No, but you can use a forever statement.
show post in topic