Verification Academy
Use of a bit from a packed array as a ref to task
SystemVerilog
systemverilog-Arrays-packedarrays-unpackedarrays
,
SystemVerilog
shaygueta
September 10, 2019, 5:02am
3
Hi,
Yes, I need to pass it by ref, because the task waits for the signal to change value
show post in topic