In reply to vg_ql:
SystemVerilog only has the capability to generate random integers. So you might have to generate a 64-bit integer and divide it by 108. But representing a fixed point number in a language that only supports integer and real types is another topic.