Verification Academy
Unpacked array concatenation assignment
SystemVerilog
unpacked-array
,
assignment
,
SystemVerilog
mayurkubavat
November 28, 2016, 11:25am
2
In reply to
stefaniecg
:
Try ’ (tick) for unpacked assignment,
a_z <= '{a_z[1:0], a};
show post in topic