In reply to Arthur Wesley:
SystemVerilog does not have an unordered list construct, but you can get the the same behaviors by using the keys of an associative array and ignoring the element values (or making the key values match the element values.
It would help to know exactly what you are trying to model that you thing requires an unordered list. In many cases a queue or dynamic array works just as well.