Understanding the performance impact of SVA construct

SystemVerilog
,
3

In reply to naveensv:

You can also write this as

property p_sb_check;
      @(posedge clk) disable iff (reset)
      cond_a |=> $stable(RTL.sb) until_with cond_b;
endproperty