Unconstrained Arrays equivalent in SystemVerilog

[dave_59]

In reply to Yasmine4:
The closest construct would be a dynamic array in SystemVerilog.

typedef bit [1:0] MyType[];