Unable to verify these errors

SystemVerilog
, , ,
3

In reply to cgales:

Sir from where can i take reference of the changes you’ve made. Thanks