Turn off vacuous success in SystemVerilog assertions

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Ben,

I have been using VCS for compiling my .sv file. But I am getting undefined system task error during compilation. Is this a compiler issue?

Vacuous pass in SV Assertion