Turn off vacuous success in SystemVerilog assertions

In reply to prashantk:

It is recommended to write many small assertions rather than few complex ones.
Ben