Turn Off All Assertions Inside Generate Block

SystemVerilog
, , , ,
7

In reply to Srini @ CVCblr.com:

Hi Srini. I cannot turn off the assertion starting from my_assertion because it will turn-off everything under it. I only want to turn-off the my_gen_block[0].