Triggering assertions from always block and passing arguments

SystemVerilog
, ,
2

In reply to curious_learner:

Have you looked at the use of “accept_on, reject_on”?