In reply to jj_bukhari:
The test is a TLM model which does not know anything about clock cycles and control signals. Any timing will be controlled by the driverwhich has both interfaces the pinlevel (virtual) interface and a TLM port.
The get/put are blocking commands which are waiting until the next item is needed.