Timing checks or assertion checks

SystemVerilog
, , , , ,
9

In reply to ben@SystemVerilog.us:

Hi Ben,

I have coded some timing checks .Is there any way to validate my timing checks.
for eg for assertions we have cover property to check check is triggered or not.
Please let me know ,how to validate my timing checks(is it triggering or not)?

Thanks,
Nagendra.