`timescale has no effect on items declared in the compilation unit (the area outside any module/interface/package.
You should be using timeunit withing SystemVerilog in order to avoid issues with `timescale ordering and defaults.
See 3.14.2.3 Precedence of timeunit, timeprecision, and `timescale of the IEEE 1800-2012 LRM