In reply to SumitGoel:
It is specified this way to be backward compatible with Verilog.
The `timescale compiler directive may only be specified outside a module, package, or interface (design units). But that directive only effects the design units that follow it; it has no effect on code that might exist in the compilation unit scope (outside a design unit). The compilation unit scope can only have a single time specification.